

## **INFORMATION TO USERS**

**This manuscript has been reproduced from the microfilm master. UMI films the text directly from the original or copy submitted. Thus, some thesis and dissertation copies are in typewriter face, while others may be from any type of computer printer.**

**The quality of this reproduction is dependent upon the quality of the copy submitted. Broken or indistinct print, colored or poor quality illustrations and photographs, print bleedthrough, substandard margins, and improper alignment can adversely affect reproduction.**

**In the unlikely event that the author did not send UMI a complete manuscript and there are missing pages, these will be noted. Also, if unauthorized copyright material had to be removed, a note will indicate the deletion.**

**Oversize materials (e.g., maps, drawings, charts) are reproduced by sectioning the original, beginning at the upper left-hand corner and continuing from left to right in equal sections with small overlaps. Each original is also photographed in one exposure and is included in reduced form at the back of the book.**

**Photographs included in the original manuscript have been reproduced xerographically in this copy. Higher quality 6" x 9" black and white photographic prints are available for any photographs or illustrations appearing in this copy for an additional charge. Contact UMI directly to order.**

# **UMI**

**A Bell & Howell Information Company  
300 North Zeeb Road, Ann Arbor MI 48106-1346 USA  
313/761-4700 800/521-0600**

PREVIEW

**ASIC IMPLEMENTATION OF THE SYMMETRIC  
FUZZY PROCESSOR AND ITS APPLICATION  
TO ADAPTIVE SYSTEMS**

by

**SALEH M. ABDEL-HAFEEZ, B.S.E.E. M.S.E.E.**

**DISSERTATION**

**Presented to the Faculty of the Graduate School of**

**The University of Texas at El Paso**

**in Partial Fulfillment**

**of the Requirements**

**for the Degree of**

**DOCTOR OF PHILOSOPHY**

**Department of Electrical and Computer Engineering**

**THE UNIVERSITY OF TEXAS AT EL PASO**

**July 1997**

**UMI Number: 9801058**

**Copyright 1998 by  
Abdel-Hafeez, Saleh Mesbah**

**All rights reserved.**

---

**UMI Microform 9801058  
Copyright 1997, by UMI Company. All rights reserved.**

**This microform edition is protected against unauthorized  
copying under Title 17, United States Code.**

---


**UMI**  
**300 North Zeeb Road**  
**Ann Arbor, MI 48103**


**ASIC IMPLEMENTATION OF THE SYMMETRIC  
FUZZY PROCESSOR AND ITS APPLICATION  
TO ADAPTIVE SYSTEMS**

**SALEH M. ABDEL-HAFEEZ**

**Department of Electrical and Computer Engineering**

**APPROVED:**


  
Dr. Scott Starks, Chair

  
Dr. Jaime Ramirez-Angulo

  
Dr. Bryan Usevitch

  
Dr. Glenn Gibson

  
Dr. John McClure

  
Associate Vice President for  
Graduate studies

**TO MY MOTHER**

**AND**

**FATHER**

PREVIEW

## **ACKNOWLEDGMENT**

I express my sincere gratitude and appreciation to Dr. Scott Starks for his invaluable assistant and guidance over the course of this research. I would like to thank Dr. Jaime Ramirez-Angulo for his excellent teaching in the class of VLSI circuit design and his valuable comments of this thesis. I also wish to thank Dr. Yi-Cheih Change and wish the best for him for his early advise and early creativity of this research. Also, special thanks go to Dr. Usevitch, Dr. Gibson, and Dr. McClure for their valuable comments during the course of this research.

Particular gratitude go to my parents, Mrs. Amenah and Mr. Mesbah, to whom this dissertation is dedicated, for their encouragement and support year after year.

Date dissertation submitted to committee: April 25, 1997

## **ABSTRACT**

**This dissertation presents a VLSI design of a symmetric fuzzy processor. The design features fuzzification, defuzzification and inference operations while allowing the implementation of a knowledge base via rules. By combining the inherent advantages of symmetric triangular membership functions and fuzzy singleton sets, a novel structure for the fuzzification model is obtained. The structure accelerates the evaluation of the antecedent degree which is evaluated by a simple mathematical relation which calculates the resulting value using the end-points of matched fuzzy member functions. This feature enables the processor to avoid the requirement of storing all the sample values of the fuzzy membership function in memory as is the case with other approaches. In addition, the resulting design structure simplifies computations associated with centroid defuzzification in that certain simplifying assumptions eliminate the need for a divider circuit. By using a very high speed integrated circuit hardware description language (VHDL) compiler and by making use of a simulator provided through the Mentor Graphics EDA design tool, optimization of the VLSI design has been obtained. Results show that the resulting fuzzy processor can be implemented on a single 1.2 $\mu$ m CMOS VLSI chip with 16.7 mm<sup>2</sup> die size and a total of 36,080 transistors. Moreover, simulation indicates that numerical computations including centroid defuzzification can be accomplished in 0.55  $\mu$ s. within an accuracy of 96%, thus making it suitable for a wide range of real-time applications. Up to 49 consequent knowledge rules based for seven fuzzy membership functions associated**



with the chip's two input variables can be downloaded into a 64-byte static RAM allowing designers to create a fuzzy processing system without the need for additional on-board memory. Finally, as an example of the application of the proposed fuzzy processor model, results are presented from a study to simulate a second order linear control system and a non-linear structure for adaptive channel equalization of a bipolar signal passed through a dispersive channel in the presence of additive noise. It is shown that difficulties commonly associated with channel non-linearity and additive noise correlation can be overcome by the use of an equalizer employing the developed fuzzy structure.

## TABLE OF CONTENTS

|   |      |
|---|------|
| ACKNOWLEDGMENT .....                                    | iv   |
| ABSTRACT .....  | v    |
| LIST OF TABLES .....                                    | x    |
| LIST OF GRAPHS .....                                    | xii  |
| LIST OF FIGURES .....                                   | xiii |
| CHAPTER 1   |      |
| INTRODUCTION .....                                      | 1    |
| CHAPTER 2   |      |
| PROCESSOR MATHEMATICAL STRUCTURE .....                  | 5    |
| 2.1 Introduction .....                                  | 5    |
| 2.1.1 Definitions Associated with Fuzzy Sets .....      | 6    |
| 2.1.2 Basic Operations Associated with Fuzzy Sets ..... | 7    |
| 2.1.3 Membership Functions .....                        | 8    |
| 2.1.4 Structure and Operation of a FLS .....            | 9    |
| 2.2 Symmetric Processor Mathematical Structure .....    | 15   |
| CHAPTER 3   |      |
| ASIC HARDWARE IMPLEMENTATION OF SYMMETRIC FLS           |      |
| PROCESSOR .....   | 21   |
| 3.1 Introduction .....                                  | 21   |

|  |           |
|--|-----------|
| <b>3.2 Fuzzy Processor Architecture .....</b>                      | <b>24</b> |
| <b>3.3 Simulation Results .....</b>                                | <b>45</b> |
| <b>3.4 Comparison with 12-bit Data line Format Processor .....</b> | <b>68</b> |
| <b>3.5 A Comparative Survey of FLS Processor .....</b>             | <b>71</b> |

## **CHAPTER 4**

|   |            |
|---|------------|
| <b>CHIP APPLICATIONS .....</b>                                      | <b>85</b>  |
| <b>4.1 Introduction .....</b>                                       | <b>85</b>  |
| <b>4.2 Heuristic Method .....</b>                                   | <b>86</b>  |
| <b>4.3 Similarity of the FLC to PI, PD, or PID controller .....</b> | <b>90</b>  |
| <b>4.3.1 PI-like FLC .....</b>                                      | <b>90</b>  |
| <b>4.3.2 PD-like FLC .....</b>                                      | <b>90</b>  |
| <b>4.3.3 PID-like FLC .....</b>                                     | <b>91</b>  |
| <b>4.4 Adaptive Learning .....</b>                                  | <b>93</b>  |
| <b>4.5 Simulation Examples .....</b>                                | <b>96</b>  |
| <b>4.5.1 Design Example 1 .....</b>                                 | <b>96</b>  |
| <b>4.5.2 Design Example 2 .....</b>                                 | <b>99</b>  |
| <b>4.5.3 Design Example 3 .....</b>                                 | <b>102</b> |
| <b>4.5.4 Design Example 4 .....</b>                                 | <b>104</b> |
| <b>4.5.5 Design Example 5 .....</b>                                 | <b>106</b> |

## **CHAPTER 5**

|   |            |
|---|------------|
| <b>CONCLUSION .....</b>   | <b>114</b> |
| <b>5.1 Direction for Further Research .....</b>                 | <b>115</b> |
| <b>REFERENCES .....</b>   | <b>117</b> |
| <b>APPENDIX</b>   |            |
| <b>APPENDIX A: SELECTED VHDL REPRESENTATION FOR A SYMMETRIC</b> |            |
| <b>    FUZZY PROCESSOR .....</b>                                | <b>128</b> |
| <b>APPENDIX B: C CODE FOR A SYMMETRIC FUZZY EQUALIZER .....</b> | <b>135</b> |
| <b>CURRICULUM VITAE .....</b>                                   | <b>142</b> |

## LIST OF TABLES

### Table

|  |     |
|--|-----|
| 2.1 Degree values of the proposed symmetric structure shown in Fig 2.6 .....           | 20  |
| 3.1 Formal description of an 8-bit symmetric FLS .....                                 | 24  |
| 3.2 The largest and smallest values in 8-bit data fuzzy processor computations .....   | 37  |
| 3.3 % Total Error for various bits chip's architecture .....                           | 41  |
| 3.4 Fuzzy processor's statistics based on 1.2 $\mu$ CMOS N-Well technology .....       | 42  |
| 3.5 Maximum delay for fuzzy processor in 1.2 $\mu$ CMOS and Altera technology .....    | 45  |
| 3.6 Mathematical computations for example 1 .....                                      | 54  |
| 3.7 Mathematical computations for example 2 .....                                      | 58  |
| 3.8 Mathematical computations for example 3 .....                                      | 62  |
| 3.9 Mathematical computations for example 4 .....                                      | 66  |
| 3.10 The largest and smallest values in 12-bit data fuzzy processor computations ..... | 68  |
| 3.11 12-bit fuzzy processor's statistics in 1.2 $\mu$ CMOS N-well technology .....     | 70  |
| 3.12 WARP 1.1 configuration settings .....   | 73  |
| 3.13 Features comparison between the two chips .....                                   | 75  |
| 4.1 Rule base of FLC based on symmetric FLS structure .....                            | 89  |
| 4.2 Fuzzy rules for PI-like FLC .....  | 92  |
| 4.3 Fuzzy rules for PD-like FLC .....  | 97  |
| 4.4 Rule base of FLC based on symmetric FLS structure for example 2 .....              | 101 |

|  |            |
|--|------------|
| <b>4.5 Rule base of FLC based on symmetric FLS structure for example 3 .....</b> | <b>103</b> |
| <b>4.6 Initial rule base for adaptive FLC of example 4 .....</b>                 | <b>105</b> |

PREVIEW

## LIST OF GRAPHS

### Graph

|  |     |
|--|-----|
| 4.1 Output responses of discrete-data control system given in example 1 .....  | 99  |
| 4.2 Output responses of example 2 .....  | 101 |
| 4.3 Output responses of example 3 .....  | 104 |
| 4.4 Chip output responses of example 4 .....   | 106 |
| 4.5 Optimal decisions region for the channel, Gaussian noise with variance 0.2 and<br>equalize order 2 with lag 0 .....    | 111 |
| 4.6 Decision region without linguistic information and with learning rate 0.1 and<br>adaptation stopped at 10 .....        | 111 |
| 4.7 Decision region without linguistic information and with learning rate 0.1 and adaption<br>stopped at 20 .....          | 112 |
| 4.8 Decision region without linguistic information and with learning rate 0.3 and adaption<br>stopped at 100 .....         | 112 |
| 4.9 Decision region without linguistic information and with learning rate 0.3 and<br>adaptation stopped at 100 .....       | 113 |
| 4.10 Transient behavior of mean acquired error for LMS fuzzy adaptive filter with<br>different learning rate factors ..... | 113 |

## LIST OF FIGURES

### Figure

|  |    |
|--|----|
| 2.1 Example of assignment of membership functions .....  | 8  |
| 2.2 Basic configuration of fuzzy logic system .....  | 10 |
| 2.3 Fuzzy inference engine relational equations .....  | 12 |
| 2.4 Symmetric triangular membership functions .....  | 17 |
| 2.5 Illustration of consequent knowledge rule base stored in Chip's static RAM component ..... | 19 |
| 2.6 Illustration of structure's mathematical computations .....                                | 20 |
| 3.1 PL-MPU master programming unit .....   | 23 |
| 3.2 FLEX 8000 programmable logic device family .....   | 23 |
| 3.3 Block Diagram for the symmetric fuzzy processor .....                                      | 26 |
| 3.4 Symmetric fuzzy processor schematic diagram .....  | 27 |
| 3.5 Block diagram for the high speed sign 8-bit fuzzy comparator .....                         | 30 |
| 3.6 Storage mechanism for the matched membership values .....                                  | 31 |
| 3.7 Illustration of consequent rules stored in 64-byte static RAM component .....              | 33 |
| 3.8 Memory matched address consequent rules .....  | 34 |
| 3.9 Membership functions bit data representations .....  | 38 |
| 3.10 Window shifting mechanism placed at the output of the multiplier .....                    | 39 |
| 3.11 Basic Top-Down Design process .....   | 43 |



|   |           |
|---|-----------|
| <b>3.12 Basic Top-Down Design Flow .....</b>                        | <b>44</b> |
| <b>3.13 Fuzzy processor pipeline system .....</b>                   | <b>46</b> |
| <b>3.14 Fuzzy comparator simulation .....</b>                       | <b>48</b> |
| <b>3.15 Adder/Subtractor simulation .....</b>                       | <b>49</b> |
| <b>3.16 Multiplier and window circuit simulation .....</b>          | <b>50</b> |
| <b>3.17 Register File simulation .....</b>                          | <b>51</b> |
| <b>3.18 Initialization simulation for example 1 .....</b>           | <b>55</b> |
| <b>3.19 Crisp output simulation for example 1 .....</b>             | <b>55</b> |
| <b>3.20 Initialization simulation for example 2 .....</b>           | <b>59</b> |
| <b>3.21 Crisp output simulation for example 2 .....</b>             | <b>59</b> |
| <b>3.22 Initialization simulation for example 3 .....</b>           | <b>63</b> |
| <b>3.23 Crisp output simulation for example 3 .....</b>             | <b>63</b> |
| <b>3.24 Initialization simulation for example 4 .....</b>           | <b>67</b> |
| <b>3.25 Crisp output simulation for example 4 .....</b>             | <b>67</b> |
| <b>3.26 WARP 1.1 circuit configurations .....</b>                   | <b>72</b> |
| <b>3.27 Antecedent memory organization .....</b>                    | <b>73</b> |
| <b>3.28 WARP 1.1's Inference unit structure .....</b>               | <b>77</b> |
| <b>3.29 Symmetric FLS's inference unit structure .....</b>          | <b>77</b> |
| <b>3.30 WARP 1.1's defuzzifier structure .....</b>                  | <b>79</b> |
| <b>3.31 WARP 1.1's crisp output simulation timing diagram .....</b> | <b>80</b> |
| <b>3.32 Structure of fuzzy memory device .....</b>                  | <b>82</b> |

|  |            |
|--|------------|
| <b>3.33 Voltage-mode fuzzy processor architecture .....</b>              | <b>84</b>  |
| <b>3.34 Current-mode fuzzy processor architecture .....</b>              | <b>84</b>  |
| <b>4.1 Membership function for PI-like FLC method .....</b>              | <b>92</b>  |
| <b>4.2 A control system with digital fuzzy controller .....</b>          | <b>96</b>  |
| <b>4.3 Membership function for PD-like FLC method .....</b>              | <b>98</b>  |
| <b>4.4 Symmetric triangular membership functions for example 2 .....</b> | <b>100</b> |
| <b>4.5 Adaptive control system with FLC function approximator .....</b>  | <b>103</b> |
| <b>4.6 Symmetric triangular membership functions for example 4 .....</b> | <b>105</b> |
| <b>4.7 Configuration of data transmission system .....</b>               | <b>107</b> |

# **CHAPTER 1**

## **INTRODUCTION**

The applications of fuzzy set theory and fuzzy logic have increased and widely used in a variety of fields. To support the ever expanding applications of fuzzy systems, a hardware implementation of fuzzy logic is strongly desired. Consequently, dedicated VLSI hardware has been developed both in the form of digital and analog VLSI systems [11]-[29]. Moreover, recently recorded efforts [13]-[18] have combined the inherent advantages of analog and digital electronics in the development of fuzzy logic system (FLS) inference engines. However, the richness of parameters associated with FLS's often leads to complicated VLSI FLS chips [15]-[18], in which most utilize digital microprocessors or microcontrollers programmed with sequential calculations of fuzzy logic quantities. The drawbacks in this type of VLSI FLS chip are low speed, high cost, and long design time. Besides, an expensive development system is also needed to program the general purpose microcontroller chip for a specific fuzzy logic control system. Although some recent FLS chip hardware implementations [17]-[19] have low cost-effective design, they still require a large fuzzy memory due to their behavior of storing all the sampled values of membership functions for all universes. Consequently, this effectively hinders the speed of the hardware due to retrieving and evaluating the matched membership degree values. In addition, due to the lack of mathematical models

for the design of the FLS, most existing FLS chips [11]-[28] use very complicated fuzzy sets and membership functions in the hope of satisfying a variety of applications. Therefore, these FLS chips [11]-[28] suffer the drawbacks of high cost and long design time.

It has been shown in [32]-[38] that the FLS with center-average defuzzifier, product inference, and singleton fuzzifier is a universal approximator; i.e., for any given real continuous function  $g$  on the compact set  $U$ , there exists a fuzzy logic system such that it can uniformly approximate  $g$  over  $U$  to arbitrary accuracy. Therefore, the fuzzy logic systems with the features mentioned above are qualified for use as building blocks for adaptive nonlinear systems. Furthermore, using some specific functional form for membership functions; i.e., symmetric normalized triangular membership functions, the fuzzy logic systems given may be simplified to the form expressed in our earlier paper [2] which also was proven in [2] to be a universal approximator of arbitrary accuracy. In addition, the fuzzy logic system described in [2] may be constructed from fuzzy IF-THEN linguistic statements using specific fuzzy inference, fuzzification, and defuzzification strategies. Therefore, linguistic information from human experts can be directly incorporated to the systems. Herein, we present our fuzzy processor module which incorporates the following features:

- two singleton inputs,
- one crisp output,
- seven symmetric triangular membership functions associated with each input,

- 64-byte static RAM for consequent knowledge rule-base storage, and
- on chip fuzzification and defuzzification processes.

The implication and inference operations are evaluated using product operators where the defuzzification scheme is accomplished through the evaluation of a fuzzy centroid equation which has been shown to be well-suited for application to engineering problems, [35]-[38]. One should realize, that even though the parameters of the structure are limited in terms of its inference operations, the shape of its fixed membership functions, and its reliance on centroid defuzzification, the structure itself is capable of supporting a wide class of applications [2]. A typical use of the structure will be demonstrated in Chapter 4.

The following chapters outline the major structure operations including fuzzification, the implementation of knowledge rules, inference, and the defuzzification scheme. Chapter 2 presents a brief introduction of fuzzy set theory, in which basic definitions and operations in fuzzy set theory are introduced. Also, it includes a detailed description of fuzzy systems, in which we introduce our symmetric fuzzy system structure and demonstrate its mathematical operations. This chapter also details the operations and the features of our symmetric fuzzy processor. Chapter 3 presents a VLSI implementation of the processor using a VHDL compiler and logic simulator through Mentor Graphics, followed by a detailed examination of the chip's silicon area, delay time, critical path, clock cycle, accuracy, and several simulation examples. In Chapter 4, as an example of the chip's applications, the structure is applied to several control problems as well as to a non-linear intersymbol interference channel equalization problem. Moreover, the

hardware is interfaced with a C code program to achieve control and the results are presented. Finally, Chapter 5 discusses the results from current efforts and recommends future research. The VHDL code for our circuit as well as a C code for our fuzzy model are presented in Appendices A and B, respectively.

PREVIEW

## **CHAPTER 2**

### **PROCESSOR MATHEMATICAL STRUCTURE**

#### **2.1 Introduction**

Most of the fuzzy logic (FL) literature deals with mapping from fuzzy sets into fuzzy sets (we will define and illustrate what is meant by fuzzy set later in this chapter.) In many applications of FL to engineering problems, we are interested in mapping from numbers into numbers, and not sets into sets. Consequently, our problem is more difficult than the usual FL problem. In order to accommodate applications such as intelligent control, we have to add a front-end “fuzzifier” and a rear-end “defuzzifier” to the usual FL model. The resulting framework is called a fuzzy logic system (FLS). The purpose of this chapter is to show how to interpret the nonlinear mapping of an FLS geometrically as is commonly done in FL engineering applications, and also how to write a detailed formula for its input-output relationship. In general, an FLS can be implemented in an enormous number of ways yielding numerous different mappings. This requires a careful understanding of the FLS structure and the elements that comprise an FLS. Therefore, we present our FLS mathematical structure which limits the number of possibilities, but does so in such a way that we retain the ability to cover a wide class of applications. Later in Chapters 3 and 4, we will discuss the parameters associated with the FLS and how they indeed lead to its ability to accommodate numerous applications.

### 2.2.1 Definitions Associated with Fuzzy Sets

Some of the basic definitions used in fuzzy set theory [3]-[6] are introduced in this section.

- (1) A *fuzzy set* ,A, is defined in a universe of discourse, X, by its *membership function* which associates each element  $x_i$  of X with a degree of membership grading  $m_i$ . Here, the fuzzy set A is considered as the union of its constituent *singletons*.

$$A: X \rightarrow [0,1], X = \{x_1, x_2, \dots, x_n\}, \quad (2.1)$$

$$A = \{m_1 / x_1, m_2 / x_2, \dots, m_n / x_n\}, \quad (2.2)$$

The *height* of fuzzy set A is defined as the supremum of its membership function:

$$\text{hgt}(A) = \sup_{x \in X} m_A(x). \quad (2.3)$$

- (2) A fuzzy set, A, is said to be *normal* if its height is unity; otherwise, it is *subnormal*..

- (3) Two fuzzy sets, A and B, are said to be equal ( $A=B$ ) if and only if

$$\forall x \in X, m_A(x) = m_B(x). \quad (2.4)$$

- (4) For two fuzzy sets, A and B, we say A *is contained* in B ( $A \subseteq B$ ) if and only if

$$\forall x \in X, m_A(x) \leq m_B(x). \quad (2.5)$$

- (5) A fuzzy set, A, is a *subset* of fuzzy set B ( $A \subset B$ ) if and only if

$$\forall x \in X, m_A(x) < m_B(x). \quad (2.6)$$