

FREE-SPACE OPTICAL BUS ARCHITECTURE

LINDA SUSAN DRAPER

Department of Computer Science

APPROVED:

Brian d'Auriol, Ph.D., Chair

Martine Ceberio, Ph.D.

Patricia Nava, Ph.D.

Charles H. Ambler, Ph.D.
Dean of the Graduate School

FREE-SPACE OPTICAL BUS ARCHITECTURE

by

LINDA SUSAN DRAPER, B.S.C.S.

THESIS

Presented to the Faculty of the Graduate School of

The University of Texas at El Paso

in Partial Fulfillment

of the Requirements

for the Degree of

MASTER OF SCIENCE

Department of Computer Science

THE UNIVERSITY OF TEXAS AT EL PASO

July 2005

UMI Number: 1427698

Copyright 2005 by
Draper, Linda Susan

All rights reserved.

PREVIEW
UMI[®]

UMI Microform 1427698

Copyright 2005 by ProQuest Information and Learning Company.
All rights reserved. This microform edition is protected against
unauthorized copying under Title 17, United States Code.

ProQuest Information and Learning Company
300 North Zeeb Road
P.O. Box 1346
Ann Arbor, MI 48106-1346

To

My parents

and

My husband, Floyd,

With all my love

Acknowledgements

I want to thank my husband, Floyd, for his constant support. I could not have finished without knowing he was behind me all the way.

I want to thank my parents for all the love and encouragement they gave me throughout the years. I wish they were with me today.

I would also like to thank all of the people who encouraged me through thick and thin. These include Nancy Gross, Chuck Harre, and Julia Evans. Special thanks go to Maria Beltran for giving me inspiration at the times I needed it most.

Of course, many thanks go to my advisor Dr. Brian d'Auriol. His energy and patience are legendary.

Abstract

Multiple processor computers require interconnection networks for inter-processor and inter-memory communications. A common interconnection network is the computer bus. Traditional electrical buses have limited speed and bandwidth. Optical buses increase the potential for throughput by enabling pipelining of communications, increased bandwidth and, possibly, increased speed of communications. Two optical bus communities (fiber-based and free-space) exist side by side with little overlap.

This thesis proposes a reasonable architecture for a *Free-space Optical Bus (FSOB)*. This architecture bridges the two worlds of fiber-based and free-space-based research. An Architectural Framework Model (AFM) is proposed as a consistent method of describing an architecture. The AFM is used in the development of the FSOB architecture. This architecture addresses the following concerns: necessary physical volume, speed increase and potential increase of bandwidth. The proposed architecture is assessed and evaluated to show that this bus architecture can be configured to exceed the requirements of fiber-based optical buses.

Contents

Acknowledgements	iii
Abstract	iv
List of Tables	ix
List of Figures	x
1 Introduction	1
1.1 Overview	1
1.2 Motivation and Objectives	2
1.3 Thesis Overview and Organization	4
2 Optical Buses	6
2.1 Introduction	6
2.2 Components of the Optical Bus	7
2.2.1 Processor Alignment	7
2.2.2 Fiber Configuration	8
2.2.3 Routing Methods	9
2.2.4 Use of Delays and Switches	12
2.2.5 Primitives	12

2.3	Fiber-Based Optical Bus Models	12
2.3.1	APPB and APPBS	13
2.3.2	ASOS	15
2.3.3	RASOB	16
2.3.4	AROB	17
2.3.5	LARPBS	17
2.4	Free-space-Based Optical Bus Models	18
2.5	Physical Devices for a Free-space Optical Bus	21
2.5.1	Injectors	21
2.5.2	Light Directing Devices	22
2.5.3	Detectors	23
2.6	Observations	23
3	Architecture Framework Model	25
3.1	Architecture Framework Model Description	25
3.2	Description of the Levels	27
3.2.1	Component Level	28
3.2.2	Environment Level	29
3.2.3	Interconnection Level	31
3.3	Purpose of the AFM	32
3.4	Application to Existing Architectures	33
3.4.1	Integrated Free-space Optical Bus	33
	Component Level	34
	Environment Level	35
	Interconnection Level	36
3.4.2	LARPBS	36
	Component Level	36

Environment Level	38
Interconnection Level	39
4 Free-Space Architectures	40
4.1 Model Architectures	41
4.1.1 Free-Space Generic Optical Bus (FSGOB)	41
Component Level	41
Free-space Detector	43
Free-Space Delay Device	44
Environment Level	46
Interconnection Level	47
Construction of the bus	47
4.1.2 Free-space Optical Bus (FSOB)	49
Component Level	49
Environment Level	51
Interconnection Level	52
Construction of the bus	53
4.1.3 FSOB Variant	53
Component Level	54
Environment Level	54
Interconnection Level	56
5 Parameter Classification	57
5.1 Discussion of Parameters	57
5.2 Categorizing Parameters	58
5.3 Layer Description	59
5.3.1 Functional Abstraction Layer	60

5.3.2	Network Layer	61
5.3.3	Architecture Layer	61
5.4	Parameterization Table	61
6	Conclusions and Future Work	64
6.1	Conclusions	65
6.2	Future Work	66
A	Nomenclature	68
	References	70
	Curriculum Vitae	77

List of Tables

5.1	Table of Parameters	63
-----	-------------------------------	----

PREVIEW

List of Figures

1.1	Chapter Overview	4
2.1	2-Way Bus	8
2.2	Folded Bus	9
2.3	2-Dimensional APPB	14
2.4	ASOS	16
2.5	Timeline	24
3.1	Levels of the Architecture Framework Model	28
3.2	LARPBS	37
4.1	Generic Optical Bus	42
4.2	Free-space Detector	44
4.3	Free-space Delay Device	45
4.4	Examination of Free-space Delay Device	45
4.5	Free-space Generic Optical Bus	48
4.6	Free-space Conditional Delay	50
4.7	FSOB	52
5.1	Hierarchy	59
6.1	Timeline	66

Chapter 1

INTRODUCTION

1.1 Overview

Multiple processor computers require interconnection networks for inter-processor and inter-memory communications. The simplest and most common interconnection network is the computer bus. A bus is usually implemented as one or more signal lines connecting all devices together. A signal transmitted by one device is received at all other devices [1]. Traditional buses used in most computer systems today allow only one communication at a time between any source and destination. Although many improvements have been implemented to increase the throughput of the bus, the computer bus is still a bottleneck that limits the computational potential of the system as a whole. This effect is more apparent in multiprocessor systems. The bottleneck occurs because all communications to and from each processor must take place via the bus. Only one processor can communicate at a time using a traditional bus.

In a multiprocessor system, it is often the case that processors must wait for data to be received before processing can occur. Processors may be idle until the data is

received. The quicker the data can be passed to the processor the less idle time and more computational time may exist. The same reasoning can be extended to include the ability to pass multiple messages during the same time frame.

The current technology for the computer bus is electrical. It is a proven technology and is the most widely used in the computer industry. Conversely, the electrical bus has several attributes that limit the growth potential of this medium. The first is the maximum speed that an electrical signal may achieve on a wire medium. The next is the fact that electrical signals propagate in multiple directions which disallows multiple electrical signals to exist without collisions.

Optical interconnects have the potential of alleviating the above issues. Light has a fast transmission speed. Also, light propagates in a single direction and has predictable path delays allowing pipelining of messages on a shared medium [2]. These properties allow for a faster transmission and for more than a single message to travel on the bus during the same time period. Combining this concept with free-space optics has the potential of multiplying these benefits. By removing the physical mediums mode of transmission, data speed and the number of interconnects can be increased.

1.2 Motivation and Objectives

There are several motivations for pursuing computer bus architectures with increased potential. First and foremost is the integral idea that increasing the communication potential between computer components will in turn increase the speed of the system. Second, optical interconnects have an untapped upper boundary in the area of speed and bandwidth that will have impacts on traditional areas of computer operations.

This thesis proposes a reasonable architecture for a Free-space Optical Bus. It is comprised of known or anticipated components and it expands on optical bus archi-

tructures proposed in literature. This architecture addresses the following concerns: physical volume necessary to implement, speed increase and the potential increase of bandwidth.

The physical volume necessary for implementation can be prohibitive with some transmission mediums. A message needs to reach its destination to be effective. Each destination has a unique address and several addressing methods exist to route the message to the correct location. These addressing methods are detailed in Chapter Two. Some addressing methods require separate and distinct pathways for the address and the message. Each pathway increases the amount of volume that the bus occupies. If fiber is used as the medium, the physical volume needed to implement would soon become excessive. In contrast, free-space optics will allow many data paths to be created in a relatively small volume.

The speed of the transmission between components is inherently increased simply because the mode of transmission is ‘free space’. The speed of an optical transmission over fiber is approximately 200,000 km/s. The speed of an optical transmission through air is approximately 300,000 km/s [3].

The idea is to not only increase the communications speed between processors but also to increase the number of shared pathways. The bus will be expanded from a single link to an array of links between components. Using pipelining techniques, these pathways will be able to carry many messages simultaneously. It will increase bandwidth but minimize the physical volume requirement by using a shared bus space.

The proposed architecture will be assessed and evaluated to show that this bus architecture can be configured to exceed the requirements of fiber-based optical buses. The algorithms that are defined for a fiber-based bus should be transferable to the new architecture and the behavior should be comparable.




Figure 1.1: Chapter Overview

1.3 Thesis Overview and Organization

This thesis is organized into six chapters. Chapters three through five each describe a separate concept. The concepts presented in these three chapters are original and are each a separate contribution. Each chapter builds upon the ideas from the preceding chapters. The result is a specific architecture that is both developed and defended. The culmination of the ideas used to develop and defend the new architecture is a comprehensive way of evaluating existing optical bus architectures and guiding future architectures. Chapter six summarizes the concepts introduced in the thesis and describes future work. An illustration of the chapter design can be seen in Figure 1.1.

Chapter two provides a historical overview of various optical bus types, including both fiber-based and free-space-based. It also explores existing physical components that may be used to implement an optical bus architecture based on free-space.

Chapter three introduces a methodology for organizing and describing an optical bus architecture. An Architecture Framework Model (AFM) is proposed and the

levels are defined. Next, the AFM is applied to two example architectures taken from the literature. The first application is for the Integrated Free-space Optical Bus architecture. The second is for the fiber based Linear Arrays with a Reconfigurable Pipelined Bus System (LARPBS) model.

Chapter four describes Free-Space Optical Bus (FSOB) architecture. Three free-space architectures are described using the AFM. The first is based on a generic optical bus model. The second, the FSOB model, is based on a popular optical bus defined in the literature, Linear Array with a Reconfigurable Pipelined Bus System (LARPBS). The final architecture is a variant of the LARPBS architecture. Reasonable devices are described to show the viability of free-space optics on a mature fiber based model. In the course of this work, two devices, a delay device and a detector, were designed since an extensive literature and commercial products search failed to identify any suitable devices. This chapter concludes with a proof describing the inheritance of algorithms from the fiber-based architecture to the free-space-based architecture.

Chapter five defines an organizational method for categorizing the parameters used in describing a model and its associated architecture. It builds on an existing description given in the literature by integrating the AFM model and creating a technique for organizing the parameters of a model. The concept is then expanded both vertically and horizontally. The vertical expansion includes the introduction of levels and categories. The horizontal expansion includes the incorporation of several architectures of a single model as well as separate models.

Chapter 2

Optical Buses

2.1 Introduction

The computer bus is the communications path between internal components of the computer. It is usually a shared, physical medium. The most common bus architecture used today is the electrical bus. Electrical buses have several distinct characteristics including the fact that signal propagation is generally bi-directional and that a processor must be able to obtain exclusive write access to the bus for communication [4]. Due to the constrained bandwidth and limited transmission rate of electronic signals, the bus becomes a bottleneck that constrains the processing potential of a multi-processor machine.

The bus needs to be upgraded to support the future speed and bandwidth requirements of a bus-based multi-processor system. Using optical bus interconnections is a proposal that builds upon known aspects of existing optical technology. It is known that optical interconnects provide a much larger bandwidth than electronic interconnects, are faster and more processors may be connected via optics [5]. Optical networks are also less prone to clock skew when connecting a large number of proces-