



**EFFECTS OF OFFSETS ON STRESSES OF A SILICON CHIP MOUNTED ON A  
COPPER LEAD FRAME**


**SRINIVASA R. TALLURI**


**Department of Mechanical and Industrial Engineering**

**APPROVED:**

  
Dr. W. C. Johnson, Co-Chair

  
Dr. R. A. Osegueda, Co-Chair

  
Dr. J. M. Herrera

  
Dean of the Graduate School

**EFFECTS OF OFFSETS ON STRESSES OF A SILICON CHIP MOUNTED ON A  
COPPER LEAD FRAME**

**by**

**SRINIVASA R. TALLURI, B.E.**

**THESIS**

**Presented to the Faculty of the Graduate School of**

**The University of Texas at El Paso**

**in Partial Fulfillments**

**for the Degree of**

**MASTER OF SCIENCE**

**Department of Mechanical & Industrial Engineering**

**THE UNIVERSITY OF TEXAS AT EL PASO**

**December 1991**

**TO MY PARENTS**

PREVIEW

## ACKNOWLEDGEMENTS

I would like to extend my most sincere thanks to Dr. W. C. Johnson and Dr. Roberto A. Osegueda for giving me an opportunity to work on this project. I take this opportunity to extend my utmost gratitude to Dr. Osegueda for his professional guidance, encouragement and advice. I appreciate the help and encouragement of Dr. W. C. Johnson during the completion of this thesis.

I appreciate the valuable suggestions and help of Dr. Juan M. Herrera during my whole Master's Program, in which he had served as Professor, Graduate Advisor, and Thesis Committee member. Special thanks go to Dr. Bob Biard, Chief Scientist of Honeywell, for providing the necessary technical information and financial support. I also thank him for his comments and suggestions.

Finally, I am always grateful to my family members for their constant support and encouragement. Thanks are also due to my friends for their cooperation and encouragement during the time of my studies at The University of Texas at El Paso.

This thesis was submitted to committee on July 31, 1991.

## TABLE OF CONTENTS

LIST OF FIGURES . . . . .	viii
LIST OF TABLES . . . . .	xi
Chapter	Page
1. INTRODUCTION . . . . .	1
1.1 Background . . . . .	1
1.1.1 Packaging of Integrated Circuits . . . . .	1
1.2 Nature of the Problem . . . . .	3
1.3 Objectives of Analyses . . . . .	4
1.4 Scope of Study . . . . .	4
2. TYPICAL MANUFACTURING PROCESS OF SILICON CHIPS . . . . .	6
2.1 Wafer Preparation . . . . .	6
2.2 Probing . . . . .	7
2.3 Wafer Dicing . . . . .	7
2.4 Packaging . . . . .	7
3. OVERALL ANALYSIS APPROACH . . . . .	9
3.1 Description of Chip Assembly . . . . .	9
3.2 Material Properties . . . . .	10
3.3 Meshes . . . . .	11

3.4	Boundary Conditions . . . . .	19
4.	IMPLEMENTATION OF FINITE ELEMENT ANALYSES . . . . .	20
4.1	Pre-Processing . . . . .	20
4.2	Finite Element Program Execution . . . . .	20
4.3	Post-Processing . . . . .	21
5.	RESULTS . . . . .	24
5.1	Distribution of Chip Stresses due to Transverse Offsets . . . . .	24
5.1.1	Distribution of Stress $\sigma_{xx}$ . . . . .	24
5.1.2	Distribution of Stress $\sigma_{yy}$ . . . . .	25
5.1.3	Distribution of Stress $\tau_{xy}$ . . . . .	36
5.1.4	Distribution of Stress $\tau_{xy\max}$ . . . . .	37
5.2	Maximum and Minimum Stresses due to Transverse Offsets . . . . .	43
5.2.1	Chip Stresses . . . . .	43
5.2.2	Chip Center Stresses . . . . .	48
5.2.3	Plots of Maximum and Minimum Stresses versus Offsets . . . . .	49
6.	ANALYSIS OF OFFSET EFFECTS ON STRESSES . . . . .	55
6.1	Effects of Offsets in X and Y directions on Stresses . . . . .	55
6.2	Analysis Procedure . . . . .	56
6.2.1	Selection of Critical Stresses . . . . .	56

6.2.2	Normalization of Stresses and Offsets . . . . .	56
6.2.3	Polynomial Curvefitting . . . . .	59
6.2.4	Equation for Shear Stress . . . . .	63
6.2.5	Equations for Normal Stresses . . . . .	65
7.	CONCLUSIONS AND RECOMMENDATIONS . . . . .	71
7.1	Conclusions . . . . .	71
7.2	Recommendations . . . . .	72
	REFERENCES . . . . .	73
	CURRICULUM VITAE . . . . .	74

## LIST OF FIGURES

Figure	Page
3.1 Silicon Chip at Center of Copper Flag . . . . .	11
3.2 Silicon Chip at a Transverse Offset of 0.40 mm from Center . . . . .	11
3.3 Mesh of Silicon Chip . . . . .	14
3.4 Mesh of Copper Flag at a Transverse Offset of 0.0 mm . . . . .	14
3.5 Mesh of Copper Flag at a Transverse Offset of 0.05 mm . . . . .	15
3.6 Mesh of Copper Flag at a Transverse Offset of 0.10 mm . . . . .	15
3.7 Mesh of Copper Flag at a Transverse Offset of 0.15 mm . . . . .	16
3.8 Mesh of Copper Flag at a Transverse Offset of 0.20 mm . . . . .	16
3.9 Mesh of Copper Flag at a Transverse Offset of 0.25 mm . . . . .	17
3.10 Mesh of Copper Flag at a Transverse Offset of 0.30 mm . . . . .	17
3.11 Mesh of Copper Flag at a Transverse Offset of 0.35 mm . . . . .	18
3.12 Mesh of Copper Flag at a Transverse Offset of 0.40 mm . . . . .	18
5.1 Stress $\sigma_{xx}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.0 mm . . . . .	22
5.2 Stress $\sigma_{xx}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.1 mm . . . . .	23
5.3 Stress $\sigma_{xx}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.2 mm . . . . .	26
5.4 Stress $\sigma_{xx}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.3 mm . . . . .	27



Figure	Page
5.5 Stress $\sigma_{xx}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.4 mm . . . . .	28
5.6 Stress $\sigma_{yy}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.0 mm . . . . .	29
5.7 Stress $\sigma_{yy}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.1 mm . . . . .	30
5.8 Stress $\sigma_{yy}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.2 mm . . . . .	32
5.9 Stress $\sigma_{yy}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.3 mm . . . . .	33
5.10 Stress $\sigma_{yy}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.4 mm . . . . .	34
5.11 Stress $\tau_{xy}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.0 mm . . . . .	35
5.12 Stress $\tau_{xy}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.1 mm . . . . .	38
5.13 Stress $\tau_{xy}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.2 mm . . . . .	39
5.14 Stress $\tau_{xy}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.3 mm . . . . .	40
5.15 Stress $\tau_{xy}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.4 mm . . . . .	41
5.16 Maximum Shear Stress $\tau_{xy\max}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.0 mm . . . . .	42
5.17 Maximum Shear Stress $\tau_{xy\max}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.1 mm . . . . .	44

Figure	Page
5.18 Maximum Shear Stress $\tau_{xy\max}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.2 mm . . . . .	45
5.19 Maximum Shear Stress $\tau_{xy\max}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.3 mm . . . . .	46
5.20 Maximum Shear Stress $\tau_{xy\max}$ in Middle Plane of N-type Layer When Chip is at a Transverse Offset of 0.4 mm . . . . .	47
5.21 Maximum & Minimum X-Normal Stress $\sigma_{xx}$ versus Transverse Chip Offset	50
5.22 Maximum & Minimum Y-Normal Stress $\sigma_{yy}$ versus Transverse Chip Offset	51
5.23 Maximum & Minimum Shear $\tau_{xy}$ versus Transverse Chip Offset . . . . .	53
5.24 Maximum & Minimum $\tau_{xy\max}$ versus Transverse Chip Offset . . . . .	54
6.1 Effects of Offsets in X and Y Directions on Stress $\sigma_{xx}$ . . . . .	57
6.2 Effects of Offsets in X and Y Directions on Shear Stress $\tau_{xy\max}$ . . . . .	58
6.3 Fraction Stress Change $\rho_{xx}$ versus Fraction Offset in Y . . . . .	60
6.4 Fraction Stress Change $\rho_{yy}$ versus Fraction Offset in Y . . . . .	61
6.5 Fraction Stress Change $\rho_{xy\max}$ versus Fraction Offset in Y . . . . .	62
6.6 3-D Plot of Maximum Shear Stress $\tau_{xy\max}$ . . . . .	64
6.7 Variation of Regression Coefficients of $\sigma_{xx}$ with Angle $\Theta$ . . . . .	66
6.8 3-D Plot of X-Normal Stress $\sigma_{xx}$ . . . . .	68
6.9 3-D Plot of Y-Normal Stress $\sigma_{yy}$ . . . . .	69

**LIST OF TABLES**

<b>Table</b>	<b>Page</b>
3.1    Material Properties used for Various Materials . . . . .	10
5.1    Maximum and Minimum Stresses within the Chip . . . . .	48
5.2    Maximum and Minimum Stresses within the center region of the Chip . . . . .	49

PREVIEW

# **CHAPTER 1**

## **INTRODUCTION**

This thesis studies the thermomechanical-induced stresses of silicon chips during their mounting process. This thesis consisted of finite element analyses performed to simulate the stresses developed in silicon chips when they are mounted on copper lead frames at various transverse offsets from the center of copper lead frames.

### **1.1 Background**

A rapid technical development in the field of semiconductor products has taken place with advent of very-large-scale integration (VLSI) devices. The VLSI design and processing evolution of the 80's has been accompanied by a corresponding fast change of semiconductor packaging technology. The following section gives a brief background information about Integrated Circuit (IC) Packaging.

#### **1.1.1 Packaging of Integrated Circuits**

Moisture, contamination, heat, vibration, high magnetic forces, and radiation are daily threats to the continuing operation of an integrated circuit (IC) chip. The encapsulation of the IC in a microelectronic package provides the necessary mechanical and environmental protection, as well as an effective means of heat dissipation [1]. Plastic packaging, glass-sealed ceramic (Cerdip) packaging, and metal-sealed multilayered ceramic (MLC) packaging are the three major packaging technologies in use in today's IC industry [1].

Encapsulation of IC devices in plastics dates back to 1950 with the advent of the first germanium transistors. Plastics provided a low cost alternative in 1962 with the introduction of plastic encapsulated transistors for the consumer market. A plastic encapsulated IC package is basically a composite structure consisting of relatively brittle materials. The discrepancy between the thermal expansion coefficients of the silicon chip, the metallic lead frame, and the epoxy thermosetting molding compound becomes crucial in a temperature fluctuating environment. Large normal and shear stresses can develop in the molding compound and the silicon chip. Such thermal stresses may tend to be severe enough to cause fracturing in either material during the thermal cycling [2] in the manufacturing process.

Early encapsulants based on silicon, epoxy anhydride and phenolic resins lacked desirable moisture and thermal cycling performance [3]. By 1972, the epoxy/novalac system became the encapsulant of choice. In 1982, the silicon-modified epoxy/novalac system was introduced. The new system resulted in low stresses transmitted to the die surface and in an improvement of the mechanical characteristics of the package by limiting crack propagation propensity [3]. To reduce the stresses in the molded plastic package, the mechanical mismatch at interfaces has to be reduced through lowering the coefficient of thermal expansion and by making the encapsulant more compliant by reducing the elastic modulus. As the values of these two quantities of the molding compound approaches that of the other materials of construction in the package (silicon chip, metal lead frame, etc.), the mechanical stresses due to the material differences

decrease [3]. Improvements in the interest of providing a lowered stress environment in the molded plastic package now are pursued principally through modifications in the resin chemistry. The effect of shear stress on the die surface can be minimized by decoupling the surface from the molding compound by using a thin compliant coating [3].

## 1.2 Nature of the Problem

The silicon chip is normally bonded to a metallic lead frame using an epoxy at the temperature that optimizes the curing of the epoxy. The entire unit is cooled to room temperature for test and use. This cooling causes stresses to build up between the silicon chip and the lead frame because of the difference in the thermal expansion coefficients. The silicon chip and metallic lead frame form a bimetallic plate in the region where they are bonded together. This bimetallic plate will try to bow in a concave downward sense when the package is cooled. A typical silicon chip contains P-Silicon layer, N- Silicon layer and a protective coating layer. A material is said to be N-type because the current carriers are negative charges. In N-type material electrons are referred to as majority carriers and the holes as minority carriers. In P-type material the positive holes are responsible for most of the current. The IC circuit is usually located in the N-type layer.

This is a steady state problem where stresses are introduced by thermal loads. This problem can be solved as a bimetallic plate problem with the epoxy as a glue layer. In this approach, the silicon chip, epoxy, and metallic lead frame would be bonded together at epoxy curing temperature in a stress free condition and then cooled to room temperature to evaluate the stresses in the chip. The only stresses that are of particular

interest are those in the N-type layer. Determination of the effect on the stresses to the kind of dimensional tolerances that are likely to be encountered in the assembly of the first level IC packaging are of particular importance. If the chip is at the center of the lead frame, the pattern and magnitude of the stresses will be symmetric about the center of the chip. If the silicon chip is at an offset with respect to the center of the lead frame, the pattern and magnitude of the stresses will be non-symmetric about the center of the chip.

### **1.3 Objectives of Analyses**

The aim of this study is to quantitatively determine the distribution and magnitude of stresses introduced into a silicon chip when the chip is mounted on the lead frame with offsets from the center. The objectives of this study can be summarized with the following two facts:

- 1). Determine the magnitude and distribution of stresses in the N-type layer when the silicon chip is at an offset with respect to the center of the lead frame.
- 2). Develop equations that predict the magnitude of the stresses within the center region of the chip for any offset of the chip from the center of the lead frame.

### **1.4 Scope of Study**

The purpose of this study is to evaluate the stress introduced into the silicon chip when it is bonded to a nonmagnetic (copper) lead frame with a conductive epoxy. It is assumed that the proper application of plastic overcoat will isolate the die

from stresses introduced by the injection-molded epoxy used in the body of the package. The overcoat issue is not addressed in this study. However, the results of this study are not expected to be significantly impacted by the subsequent molding of the plastic package around the lead frame and the die when the die and part of the top surface of the lead frame are properly coated. The stress effect of unsymmetrical leads extending from the copper flag are also not addressed in this study.

PREVIEW



## CHAPTER 2

### TYPICAL MANUFACTURING PROCESS OF SILICON CHIPS

#### 2.1 Wafer Preparation

Typical chips are manufactured from 3-inch or 4-inch diameter silicon wafers of a typical thickness of 15 mils (0.381 mm). The completed wafers have various epitaxial layers and impurity diffusions on the front and back surfaces to form the resistors, capacitors, and transistors needed to meet functional requirements. The impurity elements are usually present in parts per million or less and do not significantly change the Young's modulus or the temperature coefficient of the materials. However, the impurity elements do introduce stresses into the single crystal silicon lattice which causes the wafers to bow in a concave downward manner to give a rise of a few mils at the center of the wafers.

The top surface of the wafers are then coated with protective coating layers which are deposited at the curing temperature of that particular coating material. These layers are key to the protection and passivation of the clean oxides and metal layers on the surface of the wafers. The coefficient of thermal expansion of that protective layers will be different than that of the wafers. As a result, when the wafers cool down to room temperature, the protective layers are put into tension causing the wafers to bow in a concave downward manner and the center of the wafers rises an additional amount.